

AMENDMENT TO THE CLAIMS

1-7 (Cancelled)

8. (Currently Amended) A field effect transistor device comprising:

an n-type metal channel formed over an insulator, the metal channel further comprising a continuous thin conductive film having a thickness less than 5 nm, and wherein the n-type metal is a material selected from the group consisting of a pure metal, a composite of pure metals, a metal alloy consisting of two or more pure metals, a doped pure metal, layered pure metals, a conductive metal silicide, a conductive metal salicide and a conductive metal nitride;

a source including a p-type material and a drain including a p-type material; and

a gate and a gate insulator formed over the channel, the gate controlling carriers in the channel.

9. (Original) The device of Claim 8 wherein the insulator further comprises an insulating layer over a substrate, the metal channel being positioned between the gate and the insulating layer and the gate insulator being positioned under the gate and over the metal channel.

10. (Original) The device of Claim 8 further comprising a silicon substrate.

11. (Cancelled)

12. (Original) The device of Claim 8 wherein the device further comprises a complementary transistor device.

13. (Original) The device of Claim 8 further comprising an encapsulation layer.

14. (Original) The device of Claim 8 wherein the metal channel has a length in a range of 5 nm to 50 nm and a width in a range of 50 nm to 500 nm.

15. (Currently Amended) The device of Claim 40 wherein the channel has a thickness of less than 5 nm.

16. (Currently Amended) The device of Claim 36 wherein a type of carriers within the metal channel is controlled by the gate.

17. (Currently Amended) The device of Claim 36 wherein the source comprises a p-type metal and the drain comprises a p-type metal, and wherein the metal channel is a p-type metal that is sufficiently thin that the number of carriers within the metal channel can be controlled by a gate to form a p-channel depletion-mode device.

18. (Currently Amended) The device of Claim 36 wherein the source comprises an n-type metal and the drain comprises an n-type metal; and wherein the metal channel comprises a p-type metal such that an n-type inversion layer is formed on the p-type metal upon application of sufficient positive gate voltage to form an n-channel enhancement-mode device.

19. (Currently Amended) The device of Claim 36 wherein the device further comprises a transistor of opposite conductivity type on a common substrate to form a complementary circuit.

20-21 (Cancelled)

22. (Previously Presented) The device of claim 8, further comprising a p-type inversion layer.

23. (Previously Presented) The device of claim 8, wherein a p-type inversion layer is formed on the n-type metal upon application of a negative gate voltage.

24. (Cancelled)

25. (Previously Presented) The device of claim 23, wherein a thickness of the n-metal layer is greater than a thickness of the p-type inversion layer.

26. (Previously Presented) The device of claim 23 wherein the p-type inversion layer is on a first side of the n-type metal to form a p-channel enhancement-mode device.

27-35 (Cancelled)

36. (Currently Amended) A transistor device comprising:

a source;

a drain;

a gate; and

a p-type hole metal channel having a thickness of less than 5 nm with the channel being positioned relative to the gate such that the carriers in the channel are controlled by the gate, the

metal channel comprising a material selected from the group consisting of a pure metal, a doped pure metal, a composite of pure metals, a metal alloy consisting of two or more pure metals, layered pure metals, a conductive metal silicide, a conductive metal silicide and a conductive metal nitride.

37. (Previously Presented) The device of Claim 36 further comprising an insulating layer and a gate insulator, the metal channel being positioned between the gate insulator and the insulating layer.

38. (Previously Presented) The device of Claim 36 wherein the transistor comprises an enhancement mode device.

39. (Previously Presented) The device of Claim 36 wherein the transistor comprises a depletion mode device.

40. (Currently Amended) A field effect transistor device comprising:

an n-type metal channel formed over an insulator, the metal channel further comprising a material selected from the group consisting of a pure metal, a composite of pure metals, a metal alloy consisting of two or more pure metals, a doped pure metal, layered pure metals, conductive metal silicides, conductive metal silicides and conductive metal nitrides;

a source including a p-type material and a drain including a p-type material; and

a gate and a gate insulator formed over the channel, the gate controlling carriers in the channel.

41. (New) A field effect transistor device comprising:

an n-type metal channel formed over an insulator, the metal channel further comprising a continuous thin conductive film having a thickness less than 5 nm, and wherein the n-type metal is a material selected from the group consisting of a pure metal, a composite of pure metals, a metal alloy consisting of two or more pure metals, a doped pure metal, and layered pure metals;

a source including a p-type material and a drain including a p-type material; and

a gate and a gate insulator formed over the channel, the gate controlling carriers in the channel.

42. (New) The device of claim 41 wherein the metal channel has a conductivity in a range above 7000 S/cm.

43. (New) A transistor device comprising:

a source;

a drain;

a gate; and

a p-type hole metal channel having a thickness of less than 5 nm with the channel being positioned relative to the gate such that the carriers in the channel are controlled by the gate, the metal channel comprising a material selected from the group consisting of a pure metal, a doped pure metal, a composite of pure metals, a metal alloy consisting of two or more pure metals, layered pure metals.

44. (New) The device of claim 43 wherein the metal channel has a conductivity in a range above 7000 S/cm.